Local information disclosure via data-dependent cache timing

Observable timing discrepancy in some Intel Processors allows local users with authenticated access to infer information through cache timing. Intel identifies the issue as Influence of Trivial Data Value in Cache Policy but has not published which processor operation makes cache behavior depend on the data value. Exploitation requires local low-privileged code and high-complexity timing measurements; the reported consequence is limited information disclosure.